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1 
 
Abstract— Following a decade of radical advances in the areas 
of integrated photonics and computing architectures, we discuss 
the use of optics in the current computing landscape attempting 
to re-define and refine their role based on the progress in both 
research fields. We present the current set of critical challenges 
faced by the computing industry and provide a thorough review 
of photonic Network-on-Chip (pNoC) architectures and 
experimental demonstrations, concluding to the main obstacles 
that still impede the materialization of these concepts. We 
propose the employment of optics in chip-to-chip (C2C) 
computing architectures rather than on-chip layouts towards 
reaping their benefits while avoiding technology limitations on 
the way to manycore set-ups. We identify multisocket boards as 
the most prominent application area and present recent advances 
in optically enabled multisocket boards, revealing successful 
40Gb/s transceiver and routing capabilities via integrated 
photonics. These results indicate the potential to bring energy 
consumption down by more than 60% compared to current 
QuickPath Interconnect (QPI) protocol, while turning multisocket 
architectures into a single-hop low-latency setup for even more 
than 4 interconnected sockets, which form currently the electronic 
baseline. We go one step further and demonstrate how optically-
enabled 8-socket boards can be combined via a 256x256 Hipoλaos 
Optical Packet Switch into a powerful 256-node disaggregated 
system with less than 335nsec latency, forming a highly promising 
solution for the latency-critical rack-scale memory disaggregation 
era. Finally, we discuss the perspective for disintegrated computing 
via optical technologies as a means to increase the number of 
synergized high-performance cores overcoming die area 
constraints, introducing also the concept of cache disintegration via 
the use of future off-die ultra-fast optical cache memory chiplets. 
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I. INTRODUCTION 
The paradigm shift experienced during the early 2000’s 
towards dual and quad-core computing architectures [1],[2], 
turned communication throughput into a key factor for 
sustaining computational power increases. Workload 
parallelism and inter-core cooperation were placed among the 
dominant factors for increasing the number of floating-point-
operations-per-second (flops), forcing computing to rely at a 
constantly growing degree on data movement. This obviously 
led to an upgraded role for the on-chip and off-chip 
communication infrastructure: performance advances under 
certain energy consumption constraints could be only 
accomplished via a low-power and high-bandwidth 
interconnect technology. This reality came almost 
simultaneously with the revolutionary advances triggered in 
the field of optical interconnects [3]-[6] and silicon photonics 
[7]-[10], which automatically helped to shape a highly 
visionary computing landscape: let data processing be done 
with electrons and data transport with photons, transferring the 
successful paradigm of long-haul optical communications 
even to chip-to-chip and on-chip environments [11]-[13].   
In less than twenty years, optical interconnects were 
transformed already to a mature commercial technology for 
rack-to-rack [14] and even board-to-board communications 
[15], successfully supporting also the emerging concepts of 
disaggregated computing [16],[17] and leaf-spine Data Center 
architectures [18],[19]. The situation is somehow different 
when dealing with on-chip and chip-to-chip photonic 
technologies, where commercialization is still relatively far 
away despite the impressive photonic Network-on-Chip (NoC) 
architectural concepts [20]-[45] and experimental 
demonstrations [46]-[66] reported during the last 10 years. In 
the meantime, computing has also experienced some radical 
advances: it turned from simple dual- and quadcore layouts 
into a highly heterogeneous environment both at chip- and 
system-level, yielding a number of computational settings 
with a large variety in terms of number of cores and 
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2 
performance capabilities per core. As shown in Fig. 1, 
General-Purpose Graphic Processing Units (GP-GPUs) 
[67],[68] can host more than 4000 CUDA cores on the same 
die, offering, however, only a 2 Gflop per core processing 
power. Processing power per core increases in manycore 
architectures, where up to 1000 cores can be employed [69]. 
However, when high-performance cores are required as in the 
case of Chip Multiprocessor (CMP) configurations [70],[71] 
only a number of up to 32 cores can fit on the same die. The 
ideal scenario towards boosting processing power would of 
course imply a die that employs as many cores as a GPGPU 
does, but with core capabilities similar to the high-
performance cores available in CMPs.   
The number of high-performance cores performing as a 
single computational entity can scale to higher values only 
through multi-socket designs with 4 or maximum 8 
interconnected sockets. The most recent top-class Intel Xeon 
8-socket  board yields a total number of up to 224 cores [72], 
requiring, of course, the use of high-bandwidth off-chip inter-
socket interconnects. Going one step beyond the multisocket 
scheme, disintegration of processor dies has been coined in the 
recent years as a way to form macrochips that will synergize a 
high amount of high-performance cores, usually exploiting 
optical inter-die links [73]. This strongly versatile 
environment at chip-scale suggests a diverse set of 
requirements that has to be met by optics, depending on the 
application target. However, it creates also a new opportunity 
to rethink the role of optics in on- and off-chip computing, 
building upon the proven capabilities of optical hardware 
towards strengthening the compute architecture/technology 
co-design perspective. 
In this paper, we attempt to investigate the new perspectives 
for optics in computing by extending our work in [74], 
reviewing the high-priority challenges faced currently by the 
computing industry and evaluating the credentials of state-of-
the-art photonics to address them successfully. We provide a 
review of the work on photonic NoCs, highlighting the 
bottlenecks towards their materialization. Building on the 
state-of-art pNoC implementations [46]-[66] and photonics-
enabled multi-socket architectures [75]-[77], we conclude to a 
solid case for employing integrated photonics in inter-chip 
multisocket and disintegrated layouts rather than in Network-
on-Chip (NoC) implementations, proposing at the same time a 
flat-topology chip-to-chip multisocket interconnect 
technology. We demonstrate experimental results using 
integrated photonic modules towards 40Gb/s multi-socket 
boards (MSBs) that have the potential to scale to >8-socket 
designs reducing the energy consumption of conventional 
Quick Path Interconnect (QPI) links, significantly boosting the 
number of directly interconnected high-performance cores. 
Combined with the 256-port Hipoλaos Optical Packet Switch 
(OPS) that has been recently shown to support sub-μsec 
latencies in disaggregated computing environments [78]-[80], 
we evaluate via simulations, a novel optically-enabled rack-
scale 256-socket disaggregated setting using a number of 32 
interconnected optical 8-socket MSBs. This 256-socket setup 
can take advantage of traffic localization techniques towards 
low-latency workload execution, forming a powerful 
disaggregated rack-scale computing scheme with mean and 
p99 latencies not higher than 335nsec and 610nsec, 
respectively, when a 50:50 ratio between on- and off-board 
traffic is employed. Finally, the utilization of integrated 
photonics towards transferring the disaggregation concept also 
at chip-scale is presented, highlighting how the recent work on 
integrated optical RAMs [81]-[89] can presumably release 
completely new disintegrated architectures in the future, 
where precious chip real-estate can be saved by deploying 
ultra-fast optical cache memories that can reside off-die. 
The paper is organized as follows: Section II outlines the 
main challenges faced today in the computing landscape, 
providing also a thorough overview of the research on pNoC 
architectures and experimental demonstrations reported over 
the last decade and concluding to their main limitations. 
Section III argues for the employment of optics in MSBs and 
provides preliminary experimental results on 40Gb/s flat-
topology 8-node chip-to-chip (C2C) layouts using O-band 
integrated photonic transceiver and routing circuitry. The 
same section underlines the potential of optically enabled 
MSBs to form low-latency and powerful disaggregated 
computing systems when combined with the recently 
demonstrated 256x256 Hipoλaos OPS, presenting simulation 
results for a 256-node disaggregated setting. Section IV 
discusses the perspectives for disintegrated computing 
introducing also the visionary concept of cache disintegration 
via future off-die optical cache memory chiplets, analyzing the 
benefits and challenges in this visionary roadmap. Finally, 
Section V concludes the paper. 
II. CURRENT CHALLENGES IN COMPUTING AND THE 
PHOTONIC NETWORK-ON-CHIP (PNOC) ESCAPE-WAY 
 In order to define and refine the role of optics in the current 
computing landscape, it is critical to identify the main 
challenges currently experienced by the computing industry 
along the complete hierarchy from on-chip through multi-
socket chip-to-chip computational modules. Fig. 2 provides an 
illustrative overview of the main bandwidth, latency and 
 
Fig. 1.  Evolution from single- to many-core computing architectures 
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3 
energy needs for different on-chip and off-chip interconnect 
layers and data transfer operations in a 20x20mm2 processor 
chip fabricated by a 28nm Integrated Circuit (IC) CMOS 
technology. A digital processing operation performed by the 
core consumes only 20pJ/bit, but sending data across the chip 
requires 0.1pJ/bit for a 1mm long electrical link, 1pJ/bit for a 
10mm link and goes up to 4pJ/bit for a link length of 40mm. 
When going off-chip in order to access DRAM, a high amount 
of 30pJ/bit is consumed, while a chip-to-chip interconnect link 
like QPI requires 16.2pJ/bit. Accessing L1 cache requires 
0.2pJ/bit, while L2 and L3 access requires 1 and 2-4pJ/bit, 
respectively. Memory bandwidth reduces with increasing 
memory hierarchy, with L1 memory bandwidth approaching 
20GB/sec and gradually decreasing when going to L2 and L3 
access until an upper limit of 12.5GB/sec in the case of 
DRAM access. Latency follows the inverse path, starting from 
a high >55nsec value when fetching from DRAM and 
gradually reducing with increased memory hierarchy, with L1 
access latency being around 1.3nsec. Having this overview, 
the main challenges today are formed around: 
i) Interconnect energy consumption: A modern CPU 
consumes around 1.7nJ per floating-point operation, [90]-[92], 
being 85x higher than the 20pJ per floating point required for 
reaching the Exascale milestone within the gross 20MW 
power envelope. Current architectures rely to a large degree 
on data movement, with electronic interconnects forming the 
main energy consuming factor in both on- and off-die setups 
[92]. With the energy of a reasonable standard-cell-based, 
double-precision fused-multiply add (DFMA) being only ~20 
pJ, it clearly reveals that fetching operands is much more 
energy-consuming than computing on them [90]-[92]. 
ii) Memory bandwidth at an affordable energy envelope: The 
turn of computing into strongly heterogeneous and parallel 
settings have transformed memory throughput into a key 
factor for increasing processing power [91]-[93], with the 
most efficient way for improvement still being the use of 
wider memory buses and hierarchical caching. However, the 
highest memory bandwidth per core in modern multicore 
processors can hardly reach 20 GB/sec [94],[95], with L1 
cache latency values still being >1nsec .  
iii) Die area physical constraints: The need for avoiding the 
latency and energy burden of DRAM access has enforced a 
rich on-chip L1, L2 and L3 cache hierarchy that typically 
occupies >40% of the chip real-estate [96]-[98], suggesting 
that almost half of the die area is devoted to memory and 
interconnects instead of processing functions.  
iv) Cache coherency-induced multi- and broadcasting traffic 
patterns: The need for cache coherency at intra-chip multi- 
and manycore setups, as well as at inter-chip multisocket 
systems, yields communication patterns with strong multi- and 
broadcast characteristics, that have to be satisfied at a low- 
latency low-energy profile by the interconnect and network-
on-chip infrastructure. Multibus ring topologies form a widely 
adopted multicast-enabling NoC architecture in current 
modern multi-core processors [99], but still the cache 
coherency control messages may often account for more than 
TABLE I: OVERVIEW OF PNOC-ENABLED COMPUTING ARCHITECTURES 
Architecture Year 
Photonic 
technol. 
Mod. 
& Rx 
energy 
Data-
rate 
(Gb/s) 
Switch 
technol. 
Photonic 
Torus [22] 
2008 Si 
0.2 
pJ/bit 
40 MRR 
CORONA 
[27] 
2008 3D Si N.A. 10 MRR 
Firefly [31] 2009 Si 
156.25 
fJ/bit 
5 MRR 
FONoC [30] 2009 Si 1 pJ/bit 12.5  Electr. 
Si-Pho Clos 
[33] 
2010 3D Si N.A. 10 
P2P 
photonic  
ATAC [20] 2010 Si 
300 
fJ/bit 
1 MRR 
NSiP [23] 2010 
Poly-Si 
& multi-
layer 
Si3N4 
N.A. N.A. Electr. 
IRIS [52] 2011 Si 
~2 
pJ/bit 
4 
Racetrack 
resonators 
2D-HERT 
[25] 
2012 Si N.A. 10 MRR 
Torus O/E 
[35] 
2012 3D Si 
1.21 
pj/bit 
N.A. Crux MRR 
Multi-Bus 
NoC [28] 
2013 Si 
150 
fJ/bit 
10 
Double 
MRR 
Aurora [45] 2014 3D Si 
200 
fJ/bit 
10 MRR 
I2CON [39] 2014 
Polymer 
& 3D Si 
102 
fJ/bit 
10 MRR 
METEOR 
[21] 
2014 Si 
40 
fJ/bit 
2.3 XBar 
LumiNOC 
[36] 
2014 3D N.A. 5 MRR 
H2ONoC 
[24] 
2016 Si 
420 
fJ/bit 
10 Electr. 
SiS-NoC 
[29] 
2016 Silica 
50 
fJ/bit 
N.A. MRR 
RPNoC [40] 2016 Si 
~8 
pJ/bit 
12.5 N.A. 
IMR [37] 2016 N.A. N.A. 1.5 MRR 
TTWA [42] 2017 Si N.A. 12.5 
Broadband 
MRR 
MRONoC 
[44] 
2017 3D Si N.A. 12.5 MRR 
TDM-WDM 
ONoC [41] 
2017 Si 
200 
fJ∕bit 
10 MRR 
Amon [43] 2017 Si 
100 
fJ/bit 
10 MRR 
MRR: Microring Resonator 
 
Fig. 2. Energy, bandwidth and latency requirements at different on-chip and off-chip 
communication needs. The size of every cache memory is bigger for larger capacity 
caches and their distance from the core is higher as the cache hierarchy increases. 
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4 
30% of the total available bandwidth, which may reach even 
65% in multisocket settings [100]-[101]. 
The first and highly enthusiastic attempts to exploit 
photonics for overcoming the on-chip bandwidth, energy and 
latency bottlenecks started even a decade ago, mainly inspired 
by the rapidly growing field of silicon photonics. Despite the, 
by that time, immaturity of silicon photonic circuitry, a 
number of breakthrough computing architectures relying on 
pNoC layouts was demonstrated, proposing and utilizing 
novel silicon photonic transceiver and switching schemes. The 
pioneering work on Photonic Torus [22] and CORONA [27] 
architectures in 2008 was followed by important performance 
and energy advances in pNoC-enabled many-core designs, 
addressing even cache-coherency needs in a very efficient way 
[20]. All this work shaped a highly promising and energy 
efficient roadmap for many-core computing with >1000 
processing cores, with the most important architectures being 
summarized in Table I. At the same time, it revealed the main 
requirements and specifications that should be met by silicon 
photonics towards materializing their on-chip employment in 
practical NoC layouts: transceiver line-rates between 1-40 
Gb/s and optoelectronic conversion energies between a few 
tens to a few hundreds of fJ/bit were considered in the vast 
majority of pNoC architectures, with a more detailed 
breakdown of the relevant metrics per specific pNoC design 
being reported in Table I. 
Ten years after these first efforts, photonic integration 
technology has reached an important maturity level and has 
managed indeed to achieve the performance metrics that were 
assumed by pNoC computing architectures: Silicon photonic 
modulators can now easily operate at data rates up to 56Gb/s 
[102]-[104] with an energy efficiency not higher than a few 
tens of fJ/bit [102], with recent evolution in plasmonic 
modulators expecting to unleash higher than 100Gbs/s 
operational rates with even better energy efficiency [105]. At 
the receiver side, SiGe has turned into a mature photodiode 
technology with typical operational rates up to 56Gb/s [106]. 
In terms of on-chip photonic connectivity, on-chip switch 
arrangements should guarantee connectivity among a high 
number of nodes in order to allow a >1000-core setting, with 
every node usually comprising a cluster of up to 4 cores. Fig. 
3 illustrates the evolution of the most important pNoC and on- 
chip switch implementations reported during the last decade. 
Silicon switches have witnessed a remarkable progress 
yielding high-port connectivity arrangements with a variety of 
underlying physical mechanisms like the thermo-optic (TO), 
electro-optic (EO) and opto-mechanical effects [107] currently 
allowing for 32×32 EO Mach-Zehnder Interferometric (MZI)-
based layouts [60], 64×64 TO MZI designs [61] and up to 
128×128 Microelectromechanical switches (MEMS) [66]. 
 All this indicates that integrated photonics can now indeed 
offer the line-rate, energy, footprint and connectivity 
credentials required by pNoC-enabled manycore computing 
architectures. However, the realization of a manycore machine 
that employs a pNoC layer seems to be still an elusive target, 
with the main reason being easily revealed when inspecting 
the non-performance-related co-integration and integration 
level details of a pNoC-enabled computational setting. 
Manycore architectures necessitate the on-die integration of a 
few thousands of photonic structures [21],[22],[27], residing 
either on 3D integration schemes [33],[39],[45] for a tighter 
synergy between electronics and photonics or on 
monolithically co-integrated electronic and photonic structures 
[12], with transistors and optics being almost at the same 
layer. Increasing the number of silicon photonic structures on 
the same die can currently, however, hardly scale beyond 1000 
elements [38], with yield forming still a rather unknown factor 
at these integration scales. At the same time, 3D electro-optic 
integration has still not managed to fulfil the great 
expectations that were raised and is still struggling to 
overcome a number of significant challenges [108] in order to 
bridge photonics and electronics worlds in a 3D landscape. 
Last but not least, monolithic integration employing the so 
called “zero-change” photonics has recently accomplished 
some staggering achievements reporting on real workload 
execution over an opto-electronic die with optical core-
 
Fig. 3. Evolution of photonic Network-on-Chip and on-chip photonic switches 
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memory interconnection [109]-[111].  Nevertheless, this 
technology has still a rather long-way to go until reaching the 
complexity and functionality level required by a many-core 
pNoC design. Line-rates advances from 2.5 Gb/s [109] to the 
more recent 10 Gb/s [112] are focused at the transceiver 
modules in simple point-to-point interconnection links, still 
missing the functional devices that can provide on-chip 
routing and networking functions. 
With almost the complete Photonic Integrated Circuit (PIC) 
technology toolkit being today available as discrete photonic 
chips, computing could immediately reap the benefits of optics 
when tailoring their use in a different architectural 
environment: instead of pNoC deployments and on-chip 
manycore processing, photonics could bring a number of 
advantages if employed for off-die communication in i) 
multisocket and ii) disintegrated layouts. Both schemes can 
yield a high number of directly interconnected high-
performance cores, unleashing solutions that cannot be met by 
electronics. At the same time, this approach is fully inline with 
the 2.5D integration scheme that employs discrete photonic 
and electronic chips on the same silicon interposer and has 
made tremendous progress in the recent years [113]-[116]. 
2.5D integration can offer tight electronic-photonic co-
integration on the same interposer, significantly reducing the 
electronic link distances and the associated energy 
consumption. To this end, the employment of off-die 
communications via discrete photonic chips can form a viable 
near-term roadmap for the immediate exploitation of photons 
in computational settings, at least until the longer-term 3D or 
entirely monolithic co-integration of photonics and electronics 
become the steam machine of compute technology.  
III. OPTICS FOR MULTISOCKET BOARDS 
MSB systems rely currently on electrically interconnected 
sockets and can be classified in two categories: 
i) “glueless” configurations, where point-to-point (P2P) 
interconnects like Intel’s QPI [117] or HT [118] can offer 
high-speed, low-latency, any-to-any C2C communication 
for a number of 4 or 8 sockets. A 4-socket setup can yield a 
cache-coherent layout with directly interconnected sockets 
and latency values that range between 60-240nsec. Scaling 
to 8-socket designs can only be met through dual-hop links, 
degrading latency performance but still comprising a very 
powerful cache-coherent computational setting: Intel’s Xeon 
E7-8800 v4 was the first processor supporting 8-socket 
configurations and was by that time advertized as being 
suitable to “dominate the world” [119]. Fig. 4(a) depicts a 4-
socket (4S) and 8-socket (8S) layout, respectively, along 
with their respective interconnects. A typical interconnect 
like Intel’s QPI operates at a 9.6 Gb/s line-rate and 
consumes 16.2 pJ/bit, while the total bandwidth 
communicated by every socket towards all three possible 
directions is 38.4 GB/s, i.e. 307.2 Gb/s [120]. 
ii) “glued” configurations, where scaling beyond 8-socket 
layouts is accomplished by exploiting active switch-based 
setups, such as Bixby [121] and PCI-Express switches 
[122], in order to interconnect multiple 4- or 8-socket QPI 
“islands”.  
With latency and bandwidth comprising the main 
performance criteria in releasing powerful MSB 
configurations, “glueless” layouts offer a clear latency-
advantage over the “glued” counterparts avoiding by default 
the use of any intermediate switch. Photonics can have a 
critical role in transforming “glued” into “glueless” 
architectures even when the number of interconnected sockets 
is higher than 8, enabling single-hop configurations, with Fig. 
4(b) illustrating how the basic flat-topology can be 
accomplished for the case of an 8-Socket layout. This has been 
initially conceived and proposed by UC Davis in their 
pioneering work on Flat-Topology computing architectures 
[123] via Arrayed Waveguide Grating Router (AWGR) 
interconnects, utilizing low-latency, non-blocking and all-to-
all optical connectivity credentials enabled by their cyclic-
routing wavelength properties [124]. UC Davis demonstrated 
 
Fig. 4. (a) C2C routing in current electronic 4S and 8S MSBs, (b) Flat-topology 8S layout using AWGR-based routing, (c) proposed N×N AWGR-based optical C2C interconnect for 
MSB connectivity. Photonic integrated circuits employed as the basic building blocks in the 40Gb/s experimental demonstration: (d) Ring Modulator, (e) 8×8 cyclic-frequency AWGR 
and (f) PD-TIA module. (blue-highlighted areas: part of the architecture demonstrated experimentally, white-highlighted areas: basic building blocks used for the demonstration). 
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via gem5 simulations the significant execution time and 
energy savings accomplished over the electronic baseline 
[123], revealing also additional benefits when employing bit-
parallel transmission and flexible bandwidth-allocation 
techniques [125]. Experimental demonstrations of AWGR-
based interconnection for compute node architectures were, 
however, constrained so far in the C-band regime, limiting 
their compatibility with electro-optic Printed Circuit Board 
(PCB) technology that typically offers a low waveguide loss 
figure at the O-band [126]. As such, AWGR-based 
experimental compute node interconnect findings were 
reported so far only in pNoC architectural approaches, using a 
rather small line-rate operation of 0.3 Gb/s [127]. 
The European H2020 project ICT-STREAMS is currently 
attempting to deploy the necessary silicon photonic and 
electro-optical PCB technology toolkit for realizing the 
AWGR-based MSB interconnect benefits in the O-band and at 
data rates up to 50Gb/s [128]. It aims to exploit wavelength 
division multiplexing (WDM) Silicon photonics transceiver 
technology at the chip edge as the socket interface and a 
board-pluggable O-band silicon-based AWGR as the passive 
routing element, as shown in a generic N-socket architecture 
depicted in Fig. 4(c). Each socket is electrically connected to a 
WDM-enabled Tx optical engine equipped with N-1 laser 
diodes (LD), each one operating at a different wavelength. 
Every LD feeds a different Ring Modulator (RM) to imprint 
the electrical data sent from the socket to each one of the N-1 
wavelengths, so that the Tx engine comprises finally N-1 RMs 
along with their respective RM drivers (DR). All RMs are 
implemented on the same optical bus to produce the WDM-
encoded data stream of each socket. The data stream generated 
by each socket enters the input port of the AWGR and is 
forwarded to the respective destination output that is dictated 
by the carrier wavelength and the cyclic-frequency routing 
properties of the AWGR [129]. In this way, every socket can 
forward data to any of the remaining 7 sockets by simply 
modulating its electrical data onto a different wavelength via 
the respective RM, allowing direct single-hop communication 
between all sockets through passive wavelength-routing. At 
every Rx engine, the incoming WDM-encoded data stream 
gets demultiplexed with a 1:(N-1) optical demultiplexer 
(DEMUX), so that every wavelength is received by a distinct 
PD. Each PD is connected to a transimpedance amplifier 
(TIA) that provides the socket with the respective electrical 
signaling. 
The flat-topology AWGR-based interconnect scheme 
requires a higher number of transceivers compared to any 
intermediate switch solution, but this is exactly the feature that 
allows to combine WDM with AWGR’s cyclic frequency 
characteristics towards enabling single-hop communication 
and retaining the lowest possible latency. Link capacity can be 
increased in this case by residing on channel bonding through 
bit-parallel schemes, as already reported in [125], by using 
AWGR designs for waveband instead of single wavelength 
routing. Utilizing an 8×8 AWGR, the optically-enabled MSB 
can allow single-hop all-to-all interconnection between 8 
sockets, while scaling the AWGR to 16×16 layouts can yield 
single-hop communication even between 16 sockets, 
effectively turning current “glued” into “glueless” designs. 
The ICT-STREAMS on-board MSB aims to incorporate 
50GHz single-mode O-band electro-optical PCBs [130], 
relying on the adiabatic coupling approach between silicon 
and polymer waveguides [131] for low-loss interfacing of the 
Silicon-Photonics (Si-Pho) transceiver and AWGR chips with 
the EO-PCB. 
The next subsection describes the first 40Gb/s experimental 
demonstration of the fiber-interconnected integrated photonic 
building blocks when performing in the AWGR-based 8-
socket MSB architecture, presenting the 40Gb/s experimental 
results that have been reported in [132] and extending the 
recently presented operation of the 8-socket architecture at 25 
Gb/s [133]. The energy efficiency of the proposed 40 Gb/s 
chip-to-chip (C2C) photonic link is estimated at 24 pJ/bit but 
can dramatically go down to 5.95 pJ/bit when transferring the 
demonstrated fiber-pigtailed layout into an on-board 
assembled configuration and assuming a 10% wall-plug 
efficiency for the external laser. This indicates that the on-
board version has the credentials to lead to 63.3% reduction in 
energy compared to the 16.2 pJ/bit link energy efficiency of 
Intel QPI [134]. Energy efficiency can be additionally 
improved when incorporating a broadcast-friendly transceiver 
layout as has been already reported in [135], which can 
successfully handle the broadcasted traffic typically 
encountered during cache coherency updates in MSBs and 
often comprising up to 65% of the total traffic [101]. Finally, 
we report on how the optically-enabled MSBs can be 
beneficially employed in rack-scale disaggregated systems 
when equipped with an additional transceiver lane for dealing 
with the off-board traffic and are combined with the recently 
demonstrated Hipoλaos high-port switch architecture [79]. By 
clustering the traffic exchange in on- and off-board 
communication ratios typically used in Data Centers, our 
simulation-based analysis reveals that rack-scale 
disaggregation among a 256-node system can be successfully 
accomplished for a variety of communication patterns with an 
ultra-low mean latency value of < 335 nsec.  
A. 40 Gb/s C2C experimental setup and results 
The main integrated transmitter, receiver and routing 
building blocks that were used for demonstrating 
experimentally the feasibility of the proposed C2C 
interconnect scheme comprise three discrete chips, i.e. a Si-
based RM [136], a Si-based 8×8 AWGR routing platform [76] 
and a co-packaged PD-TIA [137], which are depicted in Fig. 
4(d), (e) and (f), respectively, and have been already 
demonstrated in their operation as individual elements. The 
silicon O-band carrier-depletion micro-ring modulator is an 
all-pass ring resonator fabricated on imec’s active platform 
with demonstrated 50 Gb/s modulation capabilities [136]. The 
RM can be combined with a recently developed low-power 
driver [138], leading to an energy efficiency of 1 pJ/bit at 40 
Gb/s. For the routing platform, the demonstration relied on an 
O-band integrated silicon photonic 8×8 AWGR device [76] 
with 10 nm-channel spacing, a 5.5 nm 3-dB channel 
bandwidth, a maximum channel loss non-uniformity of 3.5 dB 
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(with 2.5 dB best-case channel insertion losses) and an 
average channel crosstalk of 11 dB. Finally, the Rx engine 
employed a co-packaged uni-traveling InGaAs-InP PIN 
photodiode (PD) connected with a low-power TIA 
implemented in 0.13 μm SiGe BiCMOS [137]. The PD-TIA 
sensitivity for operation at 40 Gb/s is -6.4 dBm, respectively, 
while the energy efficiency for operation at 40 Gb/s is 
3.95 pJ/bit. 
The experimental setup used for the proof-of-concept 
demonstration at 40 Gb/s is shown in Fig. 5. A Tunable Laser 
Source (TLS) was used to produce a Continuous Wave (CW) 
signal at λ1=1278.76 nm. The RM chip was optically probed 
with single-mode fibers through TE-polarization Grating 
Couplers (GC) while an RF probe was used to access the RM 
electrical pads. A programmable pattern generator (PPG) was 
employed for producing a 40Gb/s non-return-to-zero (NRZ) 
pseudo-random binary sequence (PRBS7) that was amplified 
by a driver amplifier before being applied on the RM along 
with a reverse-bias DC voltage. After exiting the RM, the 
signal was sequentially launched into every single port out of 
the 8 input ports of the AWGR, utilizing a 16-channel fiber 
array for coupling the signal in and out of the respective 
AWGR input/output GCs. Depending on the AWGR input 
port where the incoming data signal at 1278.76 nm was 
launched, the data stream was routed each time to a different 
AWGR output port, providing in this way a total number of 8 
possible C2C routing scenarios that correspond to 8 different 
input/output port combinations. To obtain the eye diagrams 
and the bit error-rate (BER) measurements of the signals, the 
signal was received by the PD-TIA that was connected to a 
digital sampling oscilloscope (OSC) and to an error detector 
(ED), respectively. Semiconductor optical amplifiers (SOA1 
& SOA2) were incorporated in the setup after the RM and the 
AWGR chips, respectively, to compensate for the 9 dB 
input/output GC losses at the RM chip and the AWGR chip. 
The signal quality was also monitored directly at the output of 
the RM and after SOA1 using an optical band-pass filter 
(OBPF) with 2.5 nm 3-dB bandwidth. Polarization controllers 
(PC) were used to maintain proper signal polarization. 
Fig. 6(a) and 6(b) show the eye diagrams of the modulated 
signal when connecting the PD-TIA at the RM output and at 
the SOA1 output, respectively, with an extinction ratio (ER) of 
4.2 dB and 4.15 dB and amplitude modulation (AM) of 1 dB 
and 1.3 dB, respectively. Fig. 6(c)-(j) show the eye diagrams 
of the signal at the 8 outputs of the AWGR corresponding to 
the 8 routing scenarios for all possible input-output port 
combinations denoted as In#iOut#j, indicating clear eye 
openings and successful routing at 40 Gb/s with ER values of 
4.38±0.31 dB and AM values of 2.3±0.3 dB, respectively. The 
RM was electrically driven with a peak-to-peak voltage of 
2.6 Vpp, while the applied reverse DC bias voltage was -2.5 V. 
The optical power of the CW signal injected at the RM input 
was 8 dBm, with the modulated data signal obtained at the 
RM output having an average optical power level of -6.3 dBm 
that was amplified to 10 dBm prior entering the AWGR input. 
The power of the signal after being routed through the 8 
different AWGR port combinations was in the range of -
5 dBm to -3.1 dBm. The SOAs were both electrically driven at 
175 mA during the evaluation at 40 Gb/s. 
Considering the above analyzed operational conditions and 
a 10% wall-plug-in efficiency for the employed TLS, the 
energy efficiency of the entire 40Gb/s system is calculated at 
24 pJ/bit. However, the 17.5pJ/bit stem from the use of SOA 
modules for compensating the chip I/O coupling losses, since 
 
Fig. 5. Experimental setup for the 40Gb/s AWGR-based C2C demonstration 
 
Fig. 6. Eye diagrams at 40 Gb/s: (a) at the RM output, (b) at SOA1 output, (c)-(j) after 
routing through the respective In#iOut#j I/O ports of the AWGR and amplified by SOA2. 
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every SOA consumes 350mW. By transferring this 
interconnect onto a polymer hosting board comprising 
polymer waveguides (PWG), the high losses associated with 
the input/output GCs of the RM and AWGR chips can be 
mitigated as GCs will be replaced with low-loss adiabatic 
coupling structures that have been shown to yield only 0.5 dB 
of coupling losses over the entire O-band wavelength range 
[131]. To this end, a potential on-board layout of the 40 Gb/s 
C2C interconnect will probably eliminate the need for SOAs 
in the transmission lines, turning C2C energy consumption 
into a parameter that depends solely on the power 
requirements of the RM and its respective electronic driver, 
the PD-TIA and the external LD that feeds the RM with the 
CW optical beam. Considering the employment of state-of-
the-art RM drivers [138] and assuming an LD with 6.1 dBm 
output power and a 10% wall-plug efficiency, the energy 
efficiency of the proposed 40 Gb/s C2C photonic link was 
estimated at 5.95 pJ/bit that increases to 6.25 pJ/bit when 
incorporating also state-of-the-art SerDes [139] , assuming a 
LD-to-RM coupling loss of 3dB [140], a RM insertion loss of 
1.5 dB, 0.5dB for every Silicon-to-polymer and polymer-to-
Silicon waveguide coupling [131] and an AWGR channel 
insertion loss of 6dB [135]. These energy efficiency values 
suggest a 63.3% and 61.4% improvement, respectively, 
compared to the 16.2 pJ/bit link energy efficiency of Intel QPI 
[134]. 
B. Rack-Scale Disaggregated 256-node Architecture using 
optically-enabled 8S MSBs 
The use of optics in “gluing” MSB configurations with even 
more than 8 sockets can yield significant performance 
advances also on the next Data Center (DC) hierarchy layer, 
i.e. at rack-scale. The transform of MSBs into single-hop flat-
topology architectures can offer a low-latency and low-energy 
cache-coherent “island” that can be exploited for workloads 
with certain traffic locality characteristics. Localized traffic 
parts can be devoted to a single MSB, calling for MSB-to-
MSB communication only for the “global” traffic exchange 
requests. Recent studies [141]-[143] have indicated that a 
heavy traffic locality can be observed within the boundaries of 
a Rack through a variety of emerging DC workloads, while at 
the same time a number of workloads span their 
communication capacity through the entire network hierarchy 
[141], requiring all-to-all connectivity. In this section, we 
analyze the performance of optically-enabled 8S MSBs in a 
rack-scale disaggregated compute environment, addressing a 
highly disruptive emerging computing architecture that seems 
to endorse the type of mixed local/global communication 
profile: given that compute, memory, accelerator and storage 
resources form a set of physically separated disaggregated 
resources, compute nodes are typically synergized in 
homogeneous pools that exhibit highly localized traffic for 
coherency and low-latency reasons, while at the same time 
require connectivity with remotely located memory or storage 
pools [17]. 
Rack-scale disaggregated computing has been introduced 
towards increasing resource utilization at a reduced energy 
and cost envelope [17][144][145], necessitating, however, an 
underlying network infrastructure that can meet a challenging 
set of requirements [79],[146]: low-latency performance, high-
port count connectivity, as well as high data-rate operation. 
During the first promising demonstrations of disaggregated 
systems [17], optical circuit switches (OCS) have been 
employed to interconnect the various types of resource bricks 
due to their high-radix connectivity, scaling to hundreds of 
ports, along with their datarate-transparent operation. 
However, OCS comes at the cost of lower switching 
granularity values, which are not compatible with the 64-byte 
Last-Level Cache (LLC) word sizes and effectively limit their 
employment as slow reconfigurable backplanes [147]. We 
have recently demonstrated a high-port OPS experimental 
prototype called Hipoλaos, which relies on the combination of 
a set of technologies and architectures for optimizing latency 
performance even when the number of ports scales to 256 
[78],[79] or 1024 [148]. It employs: i) a modified λ-routed 
Spanke architecture promoting distributed control in small 
input-port clusters, named as Planes, ii) small-scale Optical 
Feed-Forward buffering via optical delay lines, ensuring high-
throughput while reducing latency associated with 
optoelectronic buffering and the respective electronic SerDes 
circuitry, iii) multiwavelength AWGR-based routing, utilizing 
the cyclic routing properties of AWGRs in order to extend the 
switch radix through a collision-less WDM routing 
mechanism. Every single Hipoλaos Plane is controlled by 
means of a Field Programmable Gate Array (FPGA) unit. A 
more detailed description of the Hipoλaos architecture can be 
found in [78]. The Hipoλaos architecture can enable also the 
realization of multicast functionality, building upon the proven 
efficiency of AWGR devices in multicast operations [149], 
while its integration roadmap has already been reported in a 
preliminary 9×9 switch prototype exploiting μm SOI 
technology for the most challenging integration part, i.e. its 
Optical Delay Lines [80]. 
The Hipoλaos switch architecture has been already 
demonstrated via simulations in 256- and 1024-node 
experiments exploiting uniform [78] and synthetic [79] traffic 
profiles without any localized traffic characteristics. Taking 
advantage of its latency-optimized character, we employ here 
the 256-port Hipoλaos layout towards connecting 256 nodes 
clustered in 8-node MSBs and evaluate the network 
performance when considering a mixed local/global 
communication profile, forming a dual-layer locality-aware 
Rack interconnection scheme. 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
9 
Fig. 7 presents a schematic illustration of a 256-node DC 
system comprising 32 optically-enabled 8-Socket MSBs, with 
every MSB incorporating 8 network nodes. Every node in the 
proposed dual-layer network hierarchy is connected via 
different optical links to an on-board 8×8 AWGR, serving as 
the intra-board routing infrastructure, as well as to a Hipoλaos-
based 256 port switch, providing inter-board all-to-all 
connectivity. The node interface architecture is depicted in the 
left inset of Fig. 7, where a socket (CPU or memory) can 
communicate with any of the remaining 7 on-board nodes by 
utilizing links #1 to #7, following the transceiver engine 
layout analyzed in Section III.A. The WDM-encoded data 
stream, comprising seven lambdas, is forwarded to the on-
board AWGR device where every wavelength channel is 
finally delivered to a different end node. This first layer of 
switching can ensure 100% throughput of on-board traffic, 
being in agreement with the requirement for transparent 
localized traffic forwarding. At the same time, the latency 
associated with header processing and scheduling is 
minimized as this is carried out at the network edge, i.e. the 
socket, for a single-hop collision-less architecture. 
The second inter-board layer in the DC switching topology 
can be accessed through link #8, which forwards inter-board 
traffic via a fixed-wavelength optical data stream to the 
Hipoλaos switch. In this design, we have assumed that every 
socket will connect over an electrical lane to a board-
pluggable SFP+ device, but this also could be an additional 
single-wavelength optical engine directly attached at the 
socket interface similar to the WDM on-board transceiver 
engine.  The internal architecture of the 256-port Hipoλaos 
layout has been described in detail in [78] and comprises 16 
switch Planes with every Plane aggregating traffic from 16 
nodes. In the current architecture with 32 8S MSBs, the input 
port allocation per switch plane is performed so that Node#i, 1 
≤ i ≤ 8, from the odd-numbered boards#j, j=1,3,..,31, connects 
to the input#k, k=(j+1)/2, of Plane#l, l=i, denoted as input (l,k) 
of the switch. Moreover, Nodes#i, 1 ≤ i ≤ 8, from the even-
numbered boards#j, j=2,4,..,32, connect to the input#k, k=j/2, 
of Plane#l, l=8+i.  The proposed port-allocation scheme 
groups packets from 2 adjacent boards into the respective 
contention resolution stages of the switch, ensuring minimum 
contention between the different packets  
Throughput and latency performance analysis of the 256-
node system, depicted in Fig. 8, has been carried out via 
simulations using the Omnet++ platform, extending the 
OptoHPC simulator reported in [150]. A synchronous slotted 
network operation has been modelled, following the time-
slotted operational characteristics usually employed in several 
high-port-count optical packet switch demonstrations reported 
during the last years for DataCenter applications. As such, 
packets are generated at predefined packet-slots, each one 
lasting for 57.6ns. The traffic profile was customized to 
distribute a certain percentage of the total traffic generated by 
every node, uniformly to nodes of the same board (intra-board 
traffic), while the rest of the traffic was uniformly distributed 
to nodes residing on the remaining 31 boards (inter-board 
traffic). In order to offer a thorough evaluation of the 
architecture’s performance in terms of latency, both mean as 
well as p99 packet delay metrics were collected by the 
simulation.  
The modelled DC system featured node-to-switch and node-
to-AWGR channel datarate of 10 Gb/s, along with fixed size 
packet-length of 72 bytes, comprising 8-bytes for header, 
synchronization and guardband requirements and 64 bytes 
data payload, matching the size of a single cache-line transfer. 
The 10Gb/s line-rate has been selected so as to comply with 
the experimentally reported values of the first Hipoλaos 
prototype, despite the optically-enabled MSB has the 
credentials to scale at 40Gb/s as outlined in Section III.A. 
However, given that the Hipoλaos switch architecture relies on 
individual technologies that can provably perform at 40Gb/s 
[151], it should be expected that a full 40Gb/s line-rate 
analysis could be supported by the next Hipoλaos prototype in 
the near future. Regarding the Hipoλaos processing latency, it 
was assumed to be equal to 456ns in accordance with the 
experimental results [78], while the propagation latency for 
the various optical components of the switch (fibers, 
amplifiers, AWGRs), excluding the optical delay lines, was 
 
Fig. 7.  Illustration of a locality-aware Rack interconnection scheme employing 32 Streams boards, with 8 nodes each, interconnected to a 256x256 Hipoλaos 
switch. On the left inset, the internal node architecture is presented, while on the right an actual photo of the Hipoλaos experimental prototype is presented 
(TWCs: Tunable Wavelength Converters, FPGA: Field Programmable Gate Arrays, S-DLB: Shared Delay Line Bank). 
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modelled to be 35ns. 
In order to perform a versatile evaluation of the proposed 
architecture under different traffic locality patterns, we have 
considered in our analysis two different cases for the 
percentage of the intra-/inter-board traffic; 50/50 and 75/25. 
Performance has been evaluated as a function of the available 
packet-buffers in the Hipoλaos switch, with the number of 
buffers ranging for 0 to 4 and corresponding to the maximum 
number of buffers experimentally demonstrated in [79].  
Fig. 8(a) to (c) present the simulation results for the case of 
50/50 intra-/inter-board traffic distribution. Fig. 8(a) presents 
the respective throughput versus the offered load results, 
concerning the total network traffic (both intra- and inter-
board) for different numbers of buffers per Hipoλaos Delay-
Line-Bank (DLB). As expected, throughput increases almost 
linearly with increasing buffer size, reaching 100% for 100% 
offered load when employing more than 2 packet-size buffers. 
This can be easily explained when taking into account that 
50% of the traffic remains on-board and experiences 
collisionless routing through the 8x8 AWGR interconnect, 
while every Hipolaos switch Plane aggregates the remaining 
the 50% intra-board traffic from nodes uniformly distributed 
in the different boards of the system. Fig. 8(b) presents the 
mean packet delay versus offered load, showing that latency 
ranges between 297ns and 335ns for a buffer size between 0 
and 4 packet slots and for loads until 100%. Fig. 8(c) presents 
the p99 delay results vs. the offered load, revealing a 
minimum p99 value of 553ns, mainly attributed to the traffic 
forwarded through the Hipoλaos switch, while reaching 606ns 
for maximum load and 4 packet-slot buffers per Hipoλaos 
switch plane [78],[79]. As can be observed, the p99 delay 
metrics perform an almost step-wise “jump” as contention 
starts to occur, due to the fact that packets are forwarded to 
longer delay-line buffers that introduce delays in packet 
duration granularity. For the 0-buffer case latency remains 
constant as no retransmission mechanism is used for dropped 
packets, but even when reaching 100% throughput with more 
than 2-packet-size buffers the p99 latency doesn’t exceed 
606nsec. It is important to note that the only point of 
congestion in the architecture was identified at the Hipoλaos 
switch, since the intra-board AWGR switching scheme is able 
to offer 100% throughput with latency values owing solely to 
the inter-socket data propagation delay, which was assumed to 
be 2nsec.  
Fig. 8(d) to (f) present the simulation results for the case of 
75/25 intra-/inter-board traffic distribution. As expected, 
throughput is slightly increased in all cases, due to the fact that 
a lower percentage of traffic is headed towards the Hipoλaos 
switch, where congestion occurs. At the same time mean 
packet latency is decreased, reaching its maximum value of 
215ns with more than 2 packet-buffers. Finally, the p99 
latency values remain constant at 553ns, as no extra delay line 
is utilized in the Hipoλaos DLB blocks.  
With sub-μsec latency considered as the main performance 
target for current memory disaggregated systems [17], the 
mean and p99 latency values of this novel Hipoλaos-based 
architecture with clustered optically-enabled 8-Socket MSBs 
reveals an excellent potential for a practical interconnect 
solution that can bring latency down to just a few 100’s of 
nanosecond. Allowing on-board nodes to cluster in single-hop 
configurations over AWGR-based interconnects can yield 
minimized latency when combined with proper workload 
allocation for strengthening board-level traffic localization, 
while off-board traffic benefits from the latency-optimized 
dynamic switch characteristics of the Hipoλaos design. 
Latency and energy consumption metrics of this novel 
disaggregated compute architecture are expected to improve 
drastically when scaling Hipoλaos operational data-rates to 
40Gb/s, making this compatible with the 40Gb/s silicon 
photonic transmitter engines reported in Section III.A. Finally, 
this layout could in principle form the basis for replacing the 
massive QPI “island” interconnection supported by a number 
of switch technologies like Bixby’s [121] and PCI express 
[122], yielding a powerful network of cache-coherent islands 
at a maximum p99 latency value just above 600nsec even 
when a balanced 50/50 traffic locality pattern is followed. This 
 
Fig. 8.  Simulation results for different number of buffers per DLB (a) Throughput – 50/50, (b) Mean latency – 50/50, (c) P99 latency – 50/50, (d) Throughput – 
75/25, (e) Mean latency – 75/25, (f) P99 latency – 75/25 
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implies a mean latency for a 256-node system that is slightly 
higher of the maximum average 240nsec latency experienced 
by an electronic QPI-based 4S MSB, i.e. a 64x bigger 
computational setting with slightly higher latency compared to 
current 4-Socket systems. In a real environment, where 
probably a packet retransmission mechanism has to be 
incorporated to ensure packet loss avoidance, latency would 
probably be slightly higher, while the Hipoλaos switch should 
accommodate some additional mechanism for informing the 
source node about a dropped packet.  
IV. FROM C2C AND RACK-SCALE DISAGGREGATION TO 
DISINTEGRATED COMPUTING: CHIPLET INTERCONNECTS WITH 
OFF-DIE OPTICAL CACHING 
Although MSBs can yield directly interconnected multicore 
sockets reaching unprecedented performance metrics, they still 
don’t cope with some of the major bottlenecks faced by the 
computing industry and analyzed in Section II: Memory 
bandwidth, die area and cache coherency-induced traffic 
overhead continue to comply with the limitations outlined in 
Section II. Optically-enabled MSBs hold the potential to yield 
higher memory bandwidths at a lower off-die interconnect 
energy envelope, but they still comply to the architectural rule 
of connecting several dies together without intervening at on-
die level. At the same time, the Hipoλaos optical packet switch 
architecture can yield a high number of interconnected MSBs 
in a low-latency disaggregated environment, but can obviously 
be applied only at the next level of compute hierarchy, i.e. 
C2C or Board-to-Board. As such, on-die computing 
architectures remain intact and every single die continues to 
follow the typical design rules for on- and off-chip 
connectivity: a) a rigid computational setting with pre-defined 
and rich on-die caching and b) a number of cores that scales 
inversely with single-core performance and has limited scale-
out potential. 
To cope with die area constraints allowing for a high 
number of high-performance cores to communicate within a 
single computational setting, the pioneering and visionary 
work of [152] and [93] introduced the concepts of 
disintegrating computing and macro-chips. Disintegrated 
computing departs from the conventional monolithic chip 
layouts and proposes the aggregation of several discrete 
smaller dies, termed chiplets, into a so called macro-chip, 
instead of having a single large die. This scheme can 
overcome area and yield limitations allowing the total silicon 
area to scale even beyond reticle size limits, with optical 
switch infrastructures connecting between the multiple 
physically separated chiplets, as shown in Fig. 9(a). 
Disintegrated computing continues, however, to consider 
electronic cache memories as an indispensable part of every 
single die, so that the die area is still shared between 
processing and memory functions. This is obviously enforced 
by the requirement to have data as close as possible to the 
core, so that they can be fetched within even a single 
processor core-cycle in order to yield stall-free execution at 
least in the cases of Level-1 (L1) cache hits. Any attempt to 
bring cache memories off-die would necessitate an ultra-fast 
cache and core-to-cache interconnect technology that could 
operate at a multiple of the core frequency, so that the cache 
bus and the cache memory could release the data within a few 
cache clock cycles that will have in total still a duration lower 
than a single core cycle. With electronic Static RAM 
technology frequencies not exceeding a few GHz [153], any 
intervention on the traditional on-die core-cache architectural 
paradigm will most probably fail even at its conception in case 
electronics continue to comprise the steam machine of caching 
functions.  
However, the recent advances on the still new technology of 
Optical Static RAMs and the first designs of optical cache 
memories [154]-[168] might allow an alternative visionary 
route towards an expanded disintegrated compute architecture 
with off-die shared optical caching [74]. This is illustrated in 
Fig. 9(b), where two types of chiplets are now connected over 
an optical network infrastructure: processing chiplets 
including only cores and being devoted to processing 
functions, and optical cache chiplets that can be accessed by 
any processing chiplet. Although this is still a highly visionary 
path with a plethora of challenges to be addressed prior being 
considered as a viable solution, it is certainly of interest to 
investigate the unique benefits that may arise by such a 
platform, reviewing also some of the first recent results 
obtained when restricting the analysis on a single processing 
and single optical caching chiplet. 
Fig. 10(a) presents a typical example of a modern Chip 
Multiprocessor (CMP) with multi-level electronic caches and 
an indicative number of eight processing cores. Specifically, 
the standard approach is to put dedicated L1d and L1i caches 
at each core that run at the same speed with the core in order 
to maintain stall-free core operation assuming cache hits. 
Down the memory hierarchy, a second unified Level-2 (L2) 
cache stores both instructions and data, and, depending on the 
number of cores and the target application, Level-3 (L3) 
 
Fig. 9: a) A disintegrated architecture forming a macrochip that comprises six 
smaller-die chiplets, b) Fully disintegrated setting using also off-die caches as 
discrete chiplets. Multiple rings are shown for the photonic waveguide bus 
networking topology but different topologies can be applied as well. 
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caches may be eventually also employed and shared among 
the cores. Last, the Main Memory (MM) connects to the CPU 
chip with a spatially multiplexed electrical bus. Although L2 
and L3 are slower than L1, they are much faster to access than 
MM and, typically much larger in size than L1, diminishing 
thus the penalty of an L1 miss.  
Releasing the CMP from its electrical caches would save a 
significant fraction of more than 40% of the die area, yielding 
a cache-free CMP. This is illustrated in Fig. 10(b), where 
caching has been disintegrated from processing by using the 
optical cache memory technology presented in [164]. In the 
proposed CMP architecture of Fig. 10(b), the shared L1 cache 
is an optical cache memory technology, connected to CPU and 
MM via optical waveguides. The direct sharing of the cache 
among the cores does not necessarily stall the core operation 
as the optical cache operates at significant higher speeds than 
the electronic cores, serving concurrently multiple requests 
from many cores during each electronic core cycle [167]. As 
can be seen in Fig. 10(b), the proposed optical-bus-based CMP 
architecture comprises three discrete subsystems: (i) the 
cache-free CMP chiplet (8 cores are shown as in Fig. 10(a)), 
(ii) the optical cache chiplet with separate L1i and L1d caches 
lying next to the CMP chiplet, and (iii) the MM module. The 
interconnection system between the three subsystems consists 
of three optical buses with proper WDM optical interfaces at 
the edge of the CPU cores and the MM. Note that optical to 
electronic conversion is not required at the cache-memory 
connection as the optical cache memory operates completely 
in the optical domain.  More details about the optical interface 
technologies that are being considered in the proposed scheme 
can be found in [167]. The short access time of the optical 
cache memory layer can theoretically sidestep any bottleneck 
phenomena arising from the aggregation of the multiple 
memory requests from the different cores to the single cache. 
At the same time, the shared buffering approach eliminates the 
coherency issues faced by multiple discrete caches in 
conventional CMP configurations, as data is cached uniquely 
in the proposed system. 
Assuming, for example, an optical CMP-to-cache bus speed 
and optical cache operational speed of 16GHz, as has been 
modelled in [164], with a reasonable processing core clock 
speed of 2GHz, the cache access system performs 8x faster 
than the processing cores. This indicates that the optical cache 
can serve all 8 processing cores within a single 2GHz cycle. 
Regarding latency, every core has 8 cache clock cycles 
available to complete its request within a single core clock 
cycle, including of course optoelectronic conversion at the 
CMP interface, propagation in the optical bus and cache 
accessing. Assuming a bus length of 1cm, which can be 
considered as a reasonable value within a macrochip System-
in-Package, the time-of-flight is just 50psec for a waveguide-
based bus refractive index of 1.5. With optoelectronic 
conversion taking place at the bus clock speed and at the 
Memory Address and Memory Buffer Register (MAR and 
MBR, respectively) interfaces, ultra-fast cache access latency 
can be obviously easily retained. For detailed timing diagrams 
that present the optical cache circuitry operation at various 
stages for both Read and Write operations and the TDM-based 
access scheme followed in the proposed system of Fig. 10 (b), 
please refer to [164] and [167], respectively. 
This has been extensively analyzed in [167], where also the 
performance of the system depicted in Fig.10 was thoroughly 
investigated via detailed simulations using the gem5 
simulation engine and the PARSEC benchmark suite. The 
main findings when comparing the system of Fig.10(a) with 
the system of Fig.10(b) for the same amount of total cache 
capacity can be summarized as follows [167]: 
 The use of a shared L1 cache yields an important reduction 
in the cache miss rate of more than 75%, especially when 
executing parallel programs with high data sharing and 
exchange needs among their threads; the high volumes of 
data exchange increase the traffic and consequently the miss 
rate among the dedicated L1d caches in typical architectures 
with dedicated L1 caching. 
 The shared L1 cache negates the need for cache coherency 
updates and cache coherency protocols, simplifying the 
program execution and contributing significantly in cache 
miss ratio reduction by cancelling all cache coherency 
misses. 
 Cache miss ratio reduction and concurrent multiple core 
service translate to important execution time speed-up 
factors that were shown to range between 10% and 20% for 
computational settings that employed cache capacities equal 
to the Sparc T5 processor [169] and IBM’s Power7 
processor [170], respectively. 
Extending this concept into a macrochip layout with 
multiple core and optical cache chiplets can bring additional 
benefits, since caching will be rather utilized as a pool of 
resources that will facilitate time and energy savings. 
Moreover, it can transform computing from a rigid into a 
versatile and flexible environment, where caching and 
processing resources can be exploited on demand depending 
 
 
Fig. 10: (a) Conventional CMP architecture with on-chip Cache Memories and 
Electrical Bus for CPU-MM communication (b) The proposed CMP 
architecture with off-chip optical Cache Memories between CPU-MM and 
Optical Busses between them  
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on the workload requests, allowing eventually also for cache 
and processing power upgrades similar to the way that DRAM 
upgrades are currently being performed. These challenging 
steps simply project the trajectory of mimicking the currently 
attempted rack-scale disaggregation concept in the chip-scale 
domain: disintegrate processing, interconnects and memory, 
introducing at the same time caching as a new type of 
disintegrated resource. 
Building, however, an ultra-fast optical cache memory at 
the capacity and energy consumption metrics required for this 
type of applications is a highly challenging task and has still a 
long way to go. Witnessing, however, the limitations in 
electronic Static RAM (SRAM) technology that tends to trade-
off between access times and energy efficiency [171],[172], 
optics might have a chance to penetrate even into the 
traditional stronghold of electronics, i.e. caching. Electronic 
SRAMs have opted for an increased access time from 150psec 
to 300psec in order to break the energy efficiency limit of 
1fJ/bit as they moved from 45nm to 16nm technology [172]. 
At the same time, optical SRAM cell architectures have been 
demonstrated via a variety of SOA-based layouts at 
Read/Write speeds up to 10Gb/s [156]-[158] with theoretical 
predictions going up to 40Gb/s [173], [174] and have recently 
managed to migrate into the low-energy and small-footprint 
InP-on-Silicon photonic crystal platform that revealed 50psec 
access times with just 13fJ/bit energy requirements [158]. 
With optics offering a natural platform for higher operational 
speeds within the same power envelope, these advances create 
a unique opportunity for moving from single optical RAM cell 
to complete optical cache memory module demonstrations in 
order to counteract the access time-energy efficiency trade-off 
of electronic SRAMs. 
 
V. CONCLUSION 
We have reviewed the main challenges in current 
computing related to interconnect energy consumption, 
memory bandwidth, die are and cache coherency-associated 
traffic characteristics, overviewing the research attempts over 
the last decade to resolve these issues via pNoC-enabled 
manycore architectures. After analyzing the co-integration 
aspects as the main limiting factors towards the realization of 
pNoC-based computing, we have defined a new role for 
photonics in the landscape of computing related to off-die 
communication infrastructure. In this respect, we discuss how 
optics can yield single-hop low-latency multisocket boards for 
even more than 4 interconnected sockets, demonstrating 
experimental results for 40Gb/s C2C interconnection in a 8-
node setup via integrated photonic transmitter and routing 
circuits. Combining 8-socket optical boards with a Hipoλaos 
optical packet switch, photonics can yield a powerful 256-
node compute disaggregated system with latency values that 
go well below the sub-usec threshold considered for memory 
disaggregation environments. Finally, the perspectives and 
opportunities for scaling disaggregation down to chip-level 
and enabling disintegrated macrochip architectures are 
discussed, bringing a new visionary approach for functional 
disintegration via off-die ultra-fast optical cache memories. 
Building upon the recent developments of optical Static RAM 
cell technologies and optical cache memory designs, this 
article discusses how processing, caching and networking can 
form a pool of resources within a disintegrated system, 
eventually allowing for migrating from the rigid 
computational settings of today to a versatile and scalable 
macrochip environment in the future.  
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